

Applications

App 1-R1

Pulse Shaping / Clock Pulse Generation Circuits


The operation and application of high speed integrated circuitry with logic propagation times in the range from 2 nsec to 20 nsec requires the conversion of logic edges to pulses. **bel's** delay lines allow these functions to be performed in close proximity to the actual logic circuits and in the same packaging technology employed by the logic circuit set. **bel's** Active or passive delay lines can be automatically

inserted into or placed upon circuit boards along with the integrated logic circuits.

In large computer systems clock pulses are distributed to many different points within the data processing hardware over large distances. Pulse degradation due to attenuation, logic skew, spurious noise, etc. can cause intermittent systems operation. **Bel's** delay lines in conjunction

with logic gates and/or flip-flops permit efficient means of local clock pulse regeneration. This contributes greatly to the preservation of integrity of the logic system.

The figure below shows two application methods of the use of **bel's** delay lines for pulse shaping and clock pulse generation.



Specifications subject to change without notice.

Corporate Office
Bel Fuse Inc.
 198 Van Vorst Street, Jersey City, NJ 07302-4496
 Tel: 201-432-0463
 Fax: 201-432-9542
 E-Mail: Belfuse@compuserve.com
 Internet: <http://www.belfuse.com>

Far East Office
Bel Fuse Ltd.
 8F/8 Luk Hop Street
 San Po Kong
 Kowloon, Hong Kong
 Tel: 852-2328-5515
 Fax: 852-2352-3706

European Office
Bel Fuse Europe Ltd.
 Preston Technology Management Centre
 Marsh Lane, Preston PR1 8UD
 Lancashire, U.K.
 Tel: 44-1772-556601
 Fax: 44-1772-888366