

KM44C256A

CMOS DRAM

256K x 4 Bit CMOS Dynamic RAM with Fast Page Mode

T-46-23-17

FEATURES

• Performance range:

	t _{RAC}	t _{CAC}	t _{RC}
KM44C256A-8	80ns	20ns	150ns
KM44C256A-10	100ns	25ns	180ns
KM44C256A-12	120ns	30ns	220ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and output
- Early Write or output Enable Controlled Write
- Single +5V ± 10% power supply
- 512 cycles/8ms refresh
- JEDEC standard pinout
- Available in Plastic DIP, SOJ and ZIP

GENERAL DESCRIPTION


The Samsung KM44C256A is a CMOS high speed 262,144 x 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C256A features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS Refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.


The KM44C256A is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

- KM44C256AP
- KM44C256AJ
- KM44C256AZ



Pin Name	Pin Function
A ₀ -A ₈	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
DQ ₁ -DQ ₄	Data In/Data Out
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection
N.L.	No Lead

KM44C256A

CMOS DRAM

T-46-23-17

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	- 1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	- 1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	600	mW
Short Circuit Output Current	I _{OS}	50	mA

2

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS}, T_A = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
OPERATING CURRENT* (RAS, CAS, Address cycling @ t _{RC} = min.)	KM44C256A-8 KM44C256A-10 KM44C256A-12 I _{CC1}	—	75 65 55	mA
STANDBY CURRENT (RAS = CAS = V _{IH})	I _{CC2}	—	2	mA
RAS-ONLY REFRESH CURRENT* (CAS = V _{IH} , RAS cycling @ t _{RC} = min.)	KM44C256A-8 KM44C256A-10 KM44C256A-12 I _{CC3}	—	75 65 55	mA
FAST PAGE MODE CURRENT* (CAS = V _{IH} , RAS cycling; @ t _{PC} = min.)	KM44C256A-8 KM44C256A-10 KM44C256A-12 I _{CC4}	—	55 45 35	mA
STANDBY CURRENT (RAS = CAS = V _{CC} - 0.2V)	I _{CC5}	—	1	mA
CAS-BEFORE-RAS REFRESH CURRENT* (RAS and CAS cycling @ t _{RC} = min.)	KM44C256A-8 KM44C256A-10 KM44C256A-12 I _{CC6}	—	75 65 55	mA
INPUT LEAKAGE CURRENT (Any input 0 ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0 volts.)	I _{IL}	- 10	10	μA
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OL}	- 10	10	μA
OUTPUT HIGH VOLTAGE LEVEL (I _{OH} = -5mA)	V _{OH}	2.4	—	V
OUTPUT LOW VOLTAGE LEVEL (I _{OL} = 4.2mA)	V _{OL}	—	0.4	V

*Note: I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.



KM44C256A

CMOS DRAM

CAPACITANCE ($T_A = 25^\circ\text{C}$)

T-46-23-17

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A_0 - A_6)	C_{IN1}	—	6	pF
Input Capacitance (RAS, CAS, W, OE)	C_{IN2}	—	7	pF
Output Capacitance (DQ_1 - DQ_4)	C_{DQ}	—	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$, See notes 1, 2)

Parameter	Symbol	KM44C256A-8		KM44C256A-10		KM44C256A-12		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	150		180		220		ns	
Read-modify-write cycle time	t_{RWC}	205		245		295		ns	
Fast page mode cycle time	t_{PC}	50		60		75		ns	
Fast page mode read-write cycle time	t_{PRWC}	105		125		145		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120	ns	3,4,11
Access time from $\overline{\text{CAS}}$	t_{CAC}		20		25		30	ns	3,4,5
Access time from column address	t_{AA}		40		50		60	ns	3,11
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		45		55		65	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	5		5		5		ns	3
Output buffer turn-off delay	t_{OFF}	0	25	0	30	0	35	ns	7
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		70		90		ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (fast page mode)	t_{RASP}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	20		25		30		ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	25	60	25	75	25	90	ns	4
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	20	40	20	50	20	60	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5		5		5		ns	11
$\overline{\text{CAS}}$ precharge time (fast page mode)	t_{CP}	10		10		15		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		ns	
Column address set-up time	t_{ASC}	0		0		0		ns	

KM44C256A

CMOS DRAM

T-46-23-17

AC CHARACTERISTICS (Continued)

2

Parameter	Symbol	KM44C256A-8		KM44C256A-10		KM44C256A-12		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Column address hold time	t _{CAH}	20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	65		75		90		ns	6
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	40		50		60		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		ns	9
Write command hold time	t _{WCH}	20		20		25		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	65		75		90		ns	6
Write command pulse width	t _{WP}	20		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	20		25		30		ns	
Data set-up time	t _{DS}	0		0		0		ns	10
Data hold time	t _{DH}	20		20		25		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	t _{DHR}	65		75		90		ns	6
Refresh period	t _{REF}		8		8		8	ms	
Write command set-up time	t _{WCS}	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	50		60		70		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	110		135		160		ns	8
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	70		85		100		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle)	t _{CSR}	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle)	t _{CHR}	30		30		30		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t _{RPC}	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ counter test cycle)	t _{CPT}	40		50		60		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	t _{ROH}	20		20		20		ns	
$\overline{\text{OE}}$ access time	t _{OEa}		20		25		30	ns	
$\overline{\text{OE}}$ to data delay	t _{OEED}	20		25		30		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	t _{OEZ}	0	20	0	25	0	30	ns	
$\overline{\text{OE}}$ command hold time	t _{OEH}	20		25		30		ns	

NOTES

1. An initial pause of 200μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.

KM44C256A

CMOS DRAM


T-46-23-17

NOTES (Continued)

5. Assumes that $t_{RCD} \geq t_{RCO(max)}$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD(max)}$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} > t_{WCS(min)}$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD(min)}$, $t_{RWD} \geq t_{RWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD(max)}$ limit insures that $t_{RCD(max)}$ can be met. $t_{RAD(max)}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD(max)}$ limit, then access time is controlled by t_{AA} .

TIMING DIAGRAMS

READ CYCLE



⊠ DON'T CARE


KM44C256A

CMOS DRAM

T-46-23-17


TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)



2

WRITE CYCLE (OE CONTROLLED WRITE)



⊠ DON'T CARE


KM44C256A

CMOS DRAM


TIMING DIAGRAMS (Continued)

T-46-23-17

READ-MODIFY-WRITE



FAST PAGE MODE READ CYCLE



⊠ DON'T CARE

KM44C256A


CMOS DRAM

TIMING DIAGRAMS (Continued)

T-46-23-17


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care



CAS-BEFORE-RAS REFRESH CYCLE

Note: \overline{W} , \overline{OE} , A = Don't care



 DON'T CARE


KM44C256A

CMOS DRAM

TIMING DIAGRAMS (Continued)


T-46-23-17

HIDDEN REFRESH CYCLE (READ)



2

HIDDEN REFRESH CYCLE (WRITE)




KM44C256A

CMOS DRAM

TIMING DIAGRAMS (Continued)

T-46-23-17

CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE



⊠ DON'T CARE

KM44C256A**CMOS DRAM****KM44C256A OPERATION****Device Operation**

The KM44C256A contains 1,048,576 memory locations organized as 262,144 four-bit words. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM44C256A has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid address inputs.

Operation of the KM44C256A begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any KM44C256A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (TRP) requirement.

 $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, TRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C256A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input ($\overline{\text{W}}$) high during a $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle. The access time is normally specified with respect to the falling edge of $\overline{\text{RAS}}$. But the access time also depends on the falling edge of $\overline{\text{CAS}}$ and on the valid column address transition.

If $\overline{\text{CAS}}$ goes low before tRCD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC(min). However, if $\overline{\text{CAS}}$ goes low after tRCD(max) or if the column address becomes valid after tRAD(max), access is specified by tCAC or tAA. In order to achieve the minimum access time, tRAC(min), it is necessary to meet both tRCD(max) and tRAD(max).

The KM44C256A has common data I/O pins. For this reason an output enable control input (OE) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, OE must be low for the period of time defined by tOEA and tOEZ.

T-46-23-17

Write

The KM44C256A can perform early write, and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{\text{W}}$, OE and $\overline{\text{CAS}}$. In any type of write cycle, Data-in must be valid at or before the falling edge of $\overline{\text{W}}$ or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing $\overline{\text{W}}$ low before $\overline{\text{CAS}}$. The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the OE input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ and meeting the data sheet read-modify-write timing requirements. This output enable input (OE) must be low during the time defined by tOEA and tOEZ for data to appear at the outputs. If tCWD and tRWD are not met the output may contain invalid data. Conforming to the OE timing requirements prevents bus contention on the KM44C256A DQ pins.

Data Output

The KM44C256A has a tri-state output buffer which are controlled by $\overline{\text{CAS}}$ and OE. When either $\overline{\text{CAS}}$ or OE is high (VIH) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tCLZ after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after tCLZ and before the valid data appears at the output. The timing parameters tCAC, tRAC and tAA specify when the valid data will be present at the output. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM44C256A operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, $\overline{\text{RAS}}$ -only Refresh, Fast Page Mode Write, $\overline{\text{CAS}}$ -only cycle.

Indeterminate Output State: Delayed Write (tCWD or tRWD are not met)

2

KM44C256A**CMOS DRAM**

T-46-23-17

DEVICE OPERATION (Continued)**Refresh**

The data in the KM44C256A is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 8 ms. There are several ways to accomplish this.

\overline{RAS} -Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with \overline{RAS} while \overline{CAS} remains high. This cycle must be repeated for each of the 512 row addresses, (A0-A8).

\overline{CAS} -before- \overline{RAS} Refresh: The KM44C256A has \overline{CAS} -before- \overline{RAS} on-chip refresh capability that eliminates the need for external refresh addresses. If \overline{CAS} is held low for the specified set up time (tCSR) before \overline{RAS} goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next \overline{CAS} -before- \overline{RAS} refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the \overline{CAS} active time and cycling \overline{RAS} . The KM44C256A hidden refresh cycle is actually a \overline{CAS} -before- \overline{RAS} refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C256A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general \overline{RAS} -only or \overline{CAS} -before- \overline{RAS} refresh is the preferred method.

 \overline{CAS} -before- \overline{RAS} Refresh Counter Test Cycle

A special timing sequence using the \overline{CAS} -before- \overline{RAS} refresh counter test cycle provides a convenient method of verifying the functionality of the \overline{CAS} -before- \overline{RAS} refresh activated circuitry. The cycle begins as a \overline{CAS} -before- \overline{RAS} refresh operation. Then, if \overline{CAS} is brought high and then low again while \overline{RAS} is held low, the read and write operations are enabled. In this mode, the row address bits A0 through A8 are supplied by the on-chip refresh counter. The A9 bit is set low internally.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle.

Then, while \overline{RAS} is kept low to maintain the row address, \overline{CAS} is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Power-up

If $\overline{RAS} = V_{SS}$ during power-up, the KM44C256A could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.

An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no \overline{RAS} cycles. An initialization cycle is any cycle in which \overline{RAS} is cycled.

Termination

The lines from the TTL driver circuits to the KM44C256A inputs act like unterminated transmission lines resulting in significant positive and negative overshoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C256A input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMS.

KM44C256A

CMOS DRAM

T-46-23-17

DEVICE OPERATION (Continued)

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500mV.

A high frequency 0.3μF ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each KM44C256A using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated


by the KM44C256A and they supply much of the current used by the KM44C256A during cycling.

In addition, a large tantalum capacitor with a value of 47μF to 100μF should be used for bulk decoupling to recharge the 0.3μF capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.



PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL IN-LINE PACKAGE



KM44C256A



CMOS DRAM

T-24-23-17

PACKAGE DIAGRAMS (Continued)

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



20-PIN PLASTIC ZIGZAG-IN-LINE PACKAGE

