



**FEATURES**

- High-speed access and cycle times: 20, 25, and 35 ns
- Fast output enable control
- Fast chip select option (VT20C19)
- Automatic power-down when deselected (VT20C18)
- CMOS process for low power:
  - 600 mW (typical) active
  - 35 mW (typical) standby (VT20C18)
  - 100 μW (typical) CMOS standby (VT20C18)
- Highly reliable six-transistor memory cell
- All pins capable of withstanding electrostatic discharge greater than 2,000 V
- 24-lead, 300 mil plastic DIP, SOG and SOJ packages


**DESCRIPTION**

The VT20C18 and VT20C19 are high-speed static RAMs (SRAMs) that are organized as 2,048 words by 8 bits. They were developed in conjunction with VISIC Inc., and are fabricated using an advanced 1.5 micron CMOS process. These devices offer very high performance and reliability, as well as low power, making them suitable for use in high-performance cache memory, writable control store and high-speed data buffer applications.

The VT20C18, with automatic power-down, offers standby current of only 7 mA (typical) when deselected. The VT20C19 offers a fast chip select option that provides data access in only 10 ns.

For easy memory expansion, both devices have active-LOW chip enable ( $\bar{E}$ ), output enable ( $\bar{G}$ ) and write enable ( $\bar{W}$ ) signals, as well as three-state outputs. The VT20C18 and VT20C19 are packaged in 300-mil DIPs with industry-standard pinouts, but offer higher speeds for increased system performance.

**PIN DIAGRAM**




**PIN NAMES**

|   |                          |
|---|--------------------------|
| A0–A10  | Address Inputs           |
| DQ0–DQ7   | Data Inputs/Outputs      |
| $\bar{E}$ ( $\bar{CE}$ )/ $\bar{S}$ ( $\bar{CS}$ )* | Chip Enable/Chip Select* |
| $\bar{W}$ ( $\bar{WE}$ )                            | Write Enable             |
| $\bar{G}$ ( $\bar{OE}$ )                            | Output Enable            |
| VCC   | Power (5 V)              |
| GND   | Ground (0 V)             |

\*VT20C19 only.

**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

|                                      |                   |
|--------------------------------------|-------------------|
| Voltage on VCC                       |                   |
| Relative to GND                      | -1 V to +7 V      |
| Voltage on Any Pin                   |                   |
| Relative to GND                      | -2 V to VCC + 1 V |
| Storage Temperature                  | -65°C to +150°C   |
| Short Circuit Current (Each Output)  | 30 mA             |
| Static Discharge Voltage             | >2000 V           |
| Latch-Up Current (TA = 0°C to +70°C) | >200 mA           |

Stresses above those listed may cause permanent damage to the device. These are stress ratings only, and functional operation of the device under these or any conditions

above those indicated in this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC CHARACTERISTICS TA = 0°C to +70°C, VCC = 5 V ± 10%, Note 1**



| Symbol | Parameter                    | Min        | Typ | Max               | Unit           | Conditions                             |
|--------|------------------------------|------------|-----|-------------------|----------------|--|
| VIL    | Input LOW Voltage            | -1.0       |     | 0.8               | V              | Note 2                                 |
| VIH    | Input HIGH Voltage           | 2.2        |     | VCC + 1           | V              | Note 3                                 |
| VOL    | Output LOW Voltage           |            |     | 0.4               | V              | IOUT = 8.0 mA (each output)            |
| VOH    | Output HIGH Voltage          | 2.4        |     |                   | V              | IOUT = -4.0 mA (each output)           |
| ILI    | Input Leakage Current        | -10        |     | 10                | μA             | VIN = VCC to GND                       |
| Ii/OL  | Input/Output Leakage Current | -10        |     | 10                | μA             | VIN = VCC to GND                       |
| ICC    | VCC Current, Active          |            |     | 150<br>135<br>120 | mA<br>mA<br>mA | $\bar{E}$ = VIL, outputs are open-load |
| ISB1   | VCC Current, Standby         | VT20C18-20 |     | 15                | mA             | $\bar{E}$ ≥ VIH                        |
|        |                              | VT20C18-25 |     | 10                | mA             |  |
|        |                              | VT20C18-35 |     | 10                | mA             |  |
| ISB2   | VCC Current, CMOS Standby    | VT20C18-20 |     | 2                 | mA             | $\bar{E}$ ≥ VCC - 0.2 V                |
|        |                              | VT20C18-25 |     | 100               | μA             |  |
|        |                              | VT20C18-35 |     | 100               | μA             |  |

**CAPACITANCE TA = 25°C, f = 1 MHz (sampled only)**

| Symbol | Parameter                | Typ | Max | Unit |
|--------|--------------------------|-----|-----|------|
| CI/O   | Combined I/O Capacitance | 7   | 10  | pF   |
| CIN    | Input Capacitance        | 7   | 10  | pF   |

**AC TEST CONDITIONS**



|                           |                   |
|---------------------------|-------------------|
| Input Voltage Levels      | 0 V to 3 V        |
| Input Rise and Fall Times | 5 ns              |
| Input Reference Levels    | 1.5 V             |
| Output Reference Levels   | 1.5 V             |
| Output Load               | Figures 1a and 1b |

**AC TESTING LOAD CIRCUIT**
**FIGURE 1a. OUTPUT LOAD CIRCUIT A**

**FIGURE 1b. OUTPUT LOAD CIRCUIT B**

**Notes:**

- Operation across the temperature range is guaranteed with 400 linear feet per minute of air flow.
- VIL min is -2.0 V for pulse widths of less than 20 ns.
- All input pins are diode-clamped to VCC. Some testers may not have enough drive capability to reach the maximum input voltage.

**TIMING CHARACTERISTICS**  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ 
**READ CYCLE**

| Symbol           | Parameter   | VT20C18/19-20 |     | VT20C18/19-25 |     | VT20C18/19-35 |     | Unit |
|------------------|---|---------------|-----|---------------|-----|---------------|-----|------|
|                  |   | Min           | Max | Min           | Max | Min           | Max |      |
| t <sub>RC</sub>  | Read Cycle Time   | 20            |     | 25            |     | 35            |     | ns   |
| t <sub>AA</sub>  | Address Access Time                                     |               | 20  |               | 25  |               | 35  | ns   |
| t <sub>OH</sub>  | Output Hold Time from Address Change                    | 5             |     | 5             |     | 5             |     | ns   |
| t <sub>EA</sub>  | $\bar{E}$ LOW to Output Valid                           | VT20C18       | 20  |               | 25  |               | 35  | ns   |
|                  |   | VT20C19       |     | 10            |     | 12            |     | 15   |
| t <sub>GA</sub>  | $\bar{G}$ LOW to Output Valid                           |               | 10  |               | 10  |               | 10  | ns   |
| t <sub>LZG</sub> | $\bar{G}$ LOW to Output Low Z                           | 0             |     | 0             |     | 0             |     | ns   |
| t <sub>HZG</sub> | $\bar{G}$ HIGH to Output High Z (Output Load Figure 1b) |               | 10  |               | 10  |               | 15  | ns   |
| t <sub>LZE</sub> | $\bar{E}$ LOW to Output Low Z                           | 3             |     | 3             |     | 3             |     | ns   |
| t <sub>HZE</sub> | $\bar{E}$ HIGH to Output High Z (Output Load Figure 1b) |               | 10  |               | 15  |               | 15  | ns   |
| t <sub>PU</sub>  | $\bar{E}$ LOW to Power-Up (VT20C18)                     | 0             |     | 0             |     | 0             |     | ns   |
| t <sub>PD</sub>  | $\bar{E}$ HIGH to Power-Down (VT20C18)                  |               | 15  |               | 15  |               | 15  | ns   |


**4**
**TIMING DIAGRAMS**
**READ CYCLE NO. 1** ( $\bar{W} = \text{VIH}$ ;  $\bar{G}, \bar{E} = \text{VIL}$ )

**READ CYCLE NO. 2** ( $\bar{W} = \text{VIH}$ ), Note 1

**Note:**

1. Address valid prior to or coincident with  $\bar{E}$  transition LOW.

**TIMING CHARACTERISTICS**  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , Note 1

**WRITE CYCLE**


| Symbol | Parameter   | VT20C18/19-20 |     | VT20C18/19-25 |     | VT20C18/19-35 |     | Unit |
|--------|---|---------------|-----|---------------|-----|---------------|-----|------|
|        |   | Min           | Max | Min           | Max | Min           | Max |      |
| tWC    | Write Cycle Time  | 20            |     | 25            |     | 35            |     | ns   |
| tEW    | $\bar{E}$ LOW to Write End                              | 20            |     | 25            |     | 30            |     | ns   |
| tAW    | Address Set-Up Time to Write End                        | 15            |     | 20            |     | 30            |     | ns   |
| tWR    | Address Hold Time from Write End                        | 0             |     | 0             |     | 0             |     | ns   |
| tAWS   | Address Set-Up to Write Start                           | 0             |     | 0             |     | 0             |     | ns   |
| tWP    | $\bar{W}$ Pulse Width                                   | 15            |     | 20            |     | 25            |     | ns   |
| tDS    | Data In Set-Up Time to Write End                        | 10            |     | 12            |     | 15            |     | ns   |
| tDH    | Data In Hold Time After Write End                       | 0             |     | 0             |     | 0             |     | ns   |
| tHZW   | $\bar{W}$ LOW to Output High Z (Output Load Figure 1b)  |               | 10  |               | 10  |               | 15  | ns   |
| tLZW   | $\bar{W}$ HIGH to Output Low Z                          | 0             |     | 0             |     | 0             |     | ns   |
| tHZG   | $\bar{G}$ HIGH to Output High Z (Output Load Figure 1b) |               | 10  |               | 15  |               | 15  | ns   |
| tLZG   | $\bar{G}$ LOW to Output Low Z                           | 0             |     | 0             |     | 0             |     | ns   |

**TIMING DIAGRAMS**
**WRITE CYCLE NO. 1 ( $\bar{W}$  Controlled), Notes 2 and 3**

**Notes:**

1. All timing parameters were measured with output load Figure 1a unless otherwise noted.
2. Both  $\bar{E}$  and  $\bar{W}$  must be LOW to initiate a write. Either signal can terminate a write by going HIGH; thus, data set-up and hold are referenced to the rising edge of  $\bar{E}$  or  $\bar{W}$ , whichever occurs first.
3. If  $\bar{OE}$  is low during a  $\bar{W}$  controlled write cycle, the write pulse width must be the larger of the tWP or (tHZW + tDS) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDS. If  $\bar{OE}$  is high during a  $\bar{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.

**TIMING DIAGRAM (Cont.)**

WRITE CYCLE NO. 2 ( $\bar{E}$  Controlled), Notes 1 and 2



4

**Notes:**

- Both  $\bar{E}$  and  $\bar{W}$  must be LOW to initiate a write. Either signal can terminate a write by going HIGH; thus, data set-up and hold are referenced to the rising edge of  $\bar{E}$  or  $\bar{W}$ , whichever occurs first.
- If  $\bar{E}$  goes HIGH simultaneously with  $\bar{W}$  HIGH, the output remains in a high-impedance state.